Description: Formal Semantics for VHDL Please note: this item is printed on demand and will take extra time before it can be dispatched to you (up to 20 working days). Author(s): Carlos Delgado Kloos, P. Breuer Format: Paperback Publisher: Springer-Verlag New York Inc., United States Imprint: Springer-Verlag New York Inc. ISBN-13: 9781461359418, 978-1461359418 Synopsis It is recognized that formal design and verification methods are an important requirement for the attainment of high quality system designs. The field has evolved enormously during the last few years, resulting in the fact that formal design and verification methods are nowadays supported by several tools, both commercial and academic. If different tools and users are to generate and read the same language then it is necessary that the same semantics is assigned by them to all constructs and elements of the language. The current IEEE standard VHDL language reference manual (LRM) tries to define VHDL as well as possible in a descriptive way, explaining the semantics in English. But rigor and clarity are very hard to maintain in a semantics defined in this way, and that has already given rise to many misconceptions and contradictory interpretations. Formal Semantics for VHDL is the first book that puts forward a cohesive set of semantics for the VHDL language. The chapters describe several semantics each based on a different underlying formalism: two of them use Petri nets as target language, and two of them higher order logic. Two use functional concepts, and finally another uses the concept of evolving algebras. Formal Semantics for VHDL is essential reading for researchers in formal methods and can be used as a text for an advanced course on the subject.
Price: 72.97 GBP
Location: Aldershot
End Time: 2024-11-23T09:20:03.000Z
Shipping Cost: 37.51 GBP
Product Images
Item Specifics
Return postage will be paid by: Buyer
Returns Accepted: Returns Accepted
After receiving the item, your buyer should cancel the purchase within: 60 days
Return policy details:
Book Title: Formal Semantics for VHDL
Number of Pages: 249 Pages
Language: English
Publication Name: Formal Semantics for Vhdl
Publisher: Springer-Verlag New York Inc.
Publication Year: 2012
Subject: Computer Science, Physics
Item Height: 240 mm
Item Weight: 434 g
Type: Textbook
Author: Carlos Delgado Kloos, P. Breuer
Subject Area: Electrical Engineering
Series: The Springer International Series in Engineering and Computer Science
Item Width: 160 mm
Format: Paperback